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Separation of Quantization and Control in
Optimal Analog to Digital Converters
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Abstract
In this paper we prove optimality of a certain class of Analog to Digital Converters (ADCs), which can
be viewed as generalized Delta-Sigma Modulators (DSMs), with respect to a performance measure that can be
characterized as the worst-case average intensity of the signal representation error. An analytic expression for
the ADC performance is given. Furthermore, our result proves separation of quantization and control for this
class of ADCs subject to some technical conditions.
I. INTRODUCTION AND MOTIVATION
Analog to Digital Converters (ADCs) act as the interface between the analog world and digital
processors. They are present in almost all digital control and communication systems and modern high-
speed data conversion and storage systems. Naturally, the design and analysis of ADCs have, for many
years, attracted the attention and interest of researchers from various disciplines across academia and
industry. Despite the progress that has been made in this field, the design of optimal ADCs remains an
open challenging problem, and the fundamental limitations of their performance are not well understood.
This paper is concerned with the latter problem.
A particular class of ADCs primarily used in high resolution applications is the Delta-Sigma Mod-
ulator (DSM). Fig. 1 illustrates the classical first-order DSM [1], where Q is a quantizer with uniform
step size.
An extensive body of research on DSMs has appeared in the signal processing literature. One well
known approach is based on linearized additive noise models and filter design for noise shaping [1]-
[6]. The underlying assumption for validity of the linearized additive noise model is availability of a
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Fig. 1. Classical First-Order Sigma-Delta Modulator
relatively high number of bits. Alternative approaches based on a formalism of the signal transformation
performed by the quantizer have been exploited for deterministic analysis in [7]-[9]. Some other works
that do not use linearized additive noise models are reported in [10]-[12].
In control literature, [13]-[15] find performance bounds and suboptimal policies for linear stochastic
control problems using Bellman inequalities with quadratic value functions. The problem is relaxed
and solved using linear matrix inequalities and semidefinite programming. For references on quantized
control, please see [16]-[18].
In [19] and [20] we provided a characterization of the solution to the optimal ADC design problem
and presented a generic methodology for numerical computation of sub-optimal solutions along with
computation of a certified upper bound and lower bound on the performance, respectively.
Fig. 2 illustrates the setup we use for measuring the performance of the ADC. The performance of an
ADC is evaluated with respect to a cost function which is a measure of the intensity of the error signal e
(the difference between the input signal r and its quantized version u) for the worst case input sequence.
The error signal is passed through a shaping filter which dictates the frequency region in which the
error is to be minimized. Furthermore, we show that the dynamical system within the optimal ADC is
a copy of the shaping filter used to define the performance criteria.
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Fig. 2. Setup Used for Measuring the Performance of the ADC
In [19] we also presented an exact analytical solution to the optimal ADC for first-order shaping
filters, and showed that the classical first-order DSM (Figure 1) is identical to our optimal ADC. This
result proved the optimality of the classical first-order DSM with respect to the adopted performance
measure, and was a step towards understanding the limitations of performance. In this paper we provide
the optimal solution for higher order shaping filters subject to certain technical conditions and prove
optimality of some higher order DSMs.
Notation and Terminology:
• Given a set P , ℓ+(P ) is the set of all one-sided sequences x with values in P , i.e. functions
x : Z+ 7→ P .
II. PROBLEM FORMULATION
The problem setup in this section is taken from [19].
A. Analog to Digital Converters
In this paper, a general ADC is viewed as a causal, discrete-time, non-linear system Ψ, accepting
arbitrary inputs in the [−1, 1] range and producing outputs in a fixed finite subset U ⊂ R, as shown in
Fig. 3. We assume maxU > 1 and minU < −1.
✲ ✲Ψ
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Fig. 3. Analog to Digital Converter as a Dynamical System
Equivalently, an ADC is defined by a sequence of functions Υn : [−1, 1]n+1 7→ U according to
Ψ : u[n] = Υn (r[n], r[n− 1], · · · , r[0]) , n ∈ Z+. (1)
The class of ADCs defined above is denoted by YU .
B. Asymptotic Weighted Average Intensity (AWAI) of a Signal
Let φ : R 7→ R+ be an even, non-negative, and monotonically nondecreasing function on the positive
reals; and G (z) be the transfer function of a strictly causal LTI dynamical system LG with input w and
output q:
LG :
x[n + 1] = Ax[n] +Bw[n], x[0] = 0,q[n] = Cx[n] (2)
where A, B, C are given matrices of appropriate dimensions. The Asymptotic Weighted Average
Intensity ηG,φ (w) of signal w with respect to G (z) and φ is given by:
ηG,φ (w) = lim sup
N 7→∞
1
N
N−1∑
n=0
φ (q[n]) . (3)
Examples of functions φ to consider are: φ(q) = |q| and φ(q) = |q|2. We assume without loss of
generality that CB 6= 0. Indeed, since ηG,φ does not change if G(z) is replaced by zG(z), i.e. if q[n] is
replaced with q[n+1] in (2), the case when CB = 0 can be reduced to the case CB 6= 0 by extracting
a delay from LG.
C. ADC Performance Measure
The setup that we use to measure the performance of an ADC is illustrated in Fig. 4. The performance
measure of Ψ ∈ YU , denoted by JG,φ (Ψ) , is the worst-case AWAI of the error signal for all input
sequences r ∈ ℓ+([−1, 1]), that is:
JG,φ (Ψ) = sup
r∈ℓ+([−1,1])
ηG,φ (r −Ψ (r)) . (4)
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Fig. 4. Setup Used for Measuring the Performance of the ADC
D. ADC Optimization
Given LG and φ, we consider Ψo ∈ YU an optimal ADC if JG,φ (Ψo) ≤ JG,φ (Ψ) for all Ψ ∈ YU .
The corresponding optimal performance measure γG,φ (U) is defined as
γG,φ (U) = inf
Ψ∈YU
JG,φ (Ψ) . (5)
III. OUR APPROACH
We search for the optimal ADC within the class of time invariant state-space models and associate
the optimal ADC design problem with a full-information feedback control problem. We show for a
certain class of ADCs that the setup depicted in Figure 5 is an optimal ADC architecture. The function
K : Rm× [−1, 1] 7→ U is said to be an admissible controller if there exists γ ∈ [0,∞) such that every
triplet of sequences (xΨ, u, r) satisfying
xΨ [n+ 1] = AxΨ [n] +Br [n]− Bu [n] , xΨ [0] = 0, (6)
u [n] = K (xΨ [n] , r [n]) , (7)
qΨ [n] = CxΨ [n] , (8)
also satisfies the dissipation inequality
sup
N,r∈ℓ+([−1,1])
N−1∑
n=0
(φ (qΨ [n])− γ) <∞ (9)
Note that if (9) holds subject to (6)-(8), then JG,φ (Ψ) ≤ γ. Let γo be the maximal lower bound of γ,
for which an admissible controller exists. Then K is said to be an optimal controller if (9) is satisfied
with γ = γo.
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Fig. 5. Full State-Feedback Control Setup
IV. MAIN RESULT
Consider the ADC optimization problem presented in Section II with LG defined by (2) with CB 6= 0.
For δ ∈ (0, 2] and M ∈ N ∪ {∞}, define the set UM and function KM : R→ UM as
UM = {mδ | m ∈ Z, |m| ≤M} (10)
KM(θ) = min
{
arg min
u∈UM
|θ − u|
}
. (11)
Consider the ADC Ψ̂ ∈ YUM defined by
LΨ̂ :

xΨ̂ [n + 1] = AxΨ̂ [n] +Br [n]−Bu [n] ,
qΨ̂[n] = CxΨ̂[n]
xΨ̂ [0] = 0
(12)
with the control law
u[n] = KM
(
(CB)−1CAxΨ̂[n] + r[n]
)
. (13)
We show in Theorem 1 below that if M is large enough and δ is small enough, then the ADC defined
above is optimal. The control decision u[n] in (13) minimizes |qΨ̂[n+1]|. An interpretation of Theorem
1 is that a greedy algorithm is optimal subject to certain conditions. Let
qΨ̂[n + 1] =
k∑
i=0
aiqΨ̂[n− i] +
k∑
j=0
bj(r[n− j]− u[n− j]). (14)
be the difference equation which is equivalent to (12). Let F be the causal LTI system with transfer
function
F (z) =
1
k∑
j=0
bjz
−j
. (15)
Let {cl}∞l=0 be the unit sample response of system (14), i.e.
F (z) =
∞∑
l=0
clz
−l, for |z| > R0 (16)
where R0 ∈ R is the maximal absolute value of the largest pole of F (z) in (15).
Theorem 1: Let Ψ̂ ∈ YUM be the ADC defined by (12)−(13) with CB 6= 0 and KM defined by
(10)−(11). Let
β =
[
|CB|
δ
2
(
k∑
i=0
|ai|+ 1
)
+
k∑
j=0
|bj |
]
∞∑
l=0
|cl|,
where {ai}ki=0 and {bj}kj=0 are defined by (14) and {cl}∞l=0 is defined by (15)−(16). Let Mδ be such
that Mδ > 1 and
Mδ > β − δ. (17)
Let f : [0,∞) → [0,∞) be a monotonically nondecreasing function and φ (q) = f (|q|) . Then Ψ̂ is an
optimal ADC in the sense that
JG,φ (Ψ) ≥ JG,φ(Ψ̂) = φ (|CB|δ/2) ∀Ψ ∈ YUM . (18)
Proof: Please see the Appendix.
Remark 1: We showed in [19] that the first-order DSM in Figure 1 is optimal with respect to the
shaping filter LG = 1/(z − 1) with any uniform quantizer Q with Mδ > 1.
Remark 2: For LG = z/(z−1)2 with any uniform quantizer Q with step size δ ≤ 2 and the magnitude
of the largest value of the quantizer being larger than 1 + δ, the second-order DSM is optimal.
The optimal ADC architecture presented in Figure 5 along with the optimal control law given in (13)
can be equivalently represented by Figure 6 and equation (19), where Q is a uniform quantizer with
step size δ and saturation level Mδ satisfying (17) and G(z) is the transfer function of the shaping filter
LG. Furthermore, Figure 6 has a DSM architecture, thus with a proper selection of LG as the shaping
filter, many standard DSMs that satisfy the conditions in Theorem 1 are proven optimal.
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Fig. 6. Optimal ADC Architecture, where G(z) = C(zI −A)−1B is the transfer function of LG
H(z) = (CB)−1zG(z) − 1 = (CB)−1C(zI − A)−1AB (19)
That is, if the magnitude of the largest value of the quantizer output is large enough and quantization
step size is small enough, then the greedy algorithm is the optimal output for the ADC. This shows
separation of quantization and control for this problem, subject to inequality (17).
V. CONCLUSION
In this paper, we showed optimality of a certain class of ADCs (which were shown to have DSM
like architecture) subject to some conditions and provided an analytic expression for the performance.
We showed that there is separation of quantization and control, i.e. in the absence of quantization, the
obvious choice for the optimal control law is proven to be the optimal control law given quantization,
when certain technical conditions are met.
VI. APPENDIX
Proof of Theorem 1: Let us begin by showing that with the control law given in (13) with M =∞
we have: ∣∣qΨ̂ [n]∣∣ ≤ |CB|δ/2, ∀n ∈ Z+, (20)
Indeed, for n = 0, inequality (20) follows from the initial condition in (12). For n > 0,
qΨ̂[n+ 1] = CB(w[n]−K(w[n])),
where w[n] = (CB)−1CAxΨ̂[n] + r[n]. Since |θ − K(θ)| ≤ δ/2 for all θ ∈ R, we have (20) for all
n ≥ 0.
The next step is to use the bound |qΨ̂[n]| ≤ |CB|δ/2 to show that |u[n]| ≤ β. Rearranging (14),
taking absolute value from both sides, and using the triangle inequality yields:∣∣∣∣∣
k∑
j=0
bju[n− j]
∣∣∣∣∣ ≤ |CB|δ2
(
k∑
i=0
|ai|+ 1
)
+
k∑
j=0
|bj|
If
∑k
j=0 bju[n − j] is the input signal to the system F with transfer function F (z) defined in (15),
then the output u[n] is bounded in magnitude by
|u[n]| ≤ β (21)
A sufficient condition for |u[n]| ≤ Mδ, is given by (17), (21), and u ∈ U∞. Therefore (17) implies
(20).
Since both systems LG and LΨ̂ have the same input and xΨ̂ [0] = x [0] = 0, condition (20) implies
that
|q [n]| ≤ |CB|δ/2, ∀n ∈ Z+.
Therefore,
sup
N,r∈[−1,1]
N∑
n=0
(φ (q [n])− φ(|CB|δ/2)) ≤ 0 <∞,
which implies that
JG,φ(Ψ̂) ≤ φ (|CB|δ/2) . (22)
In order to complete the proof, we need to show that no ADC can achieve a better performance than
φ (|CB|δ/2). It is sufficient to show that for all Ψ ∈ YU , there exists an input sequence r such that
|qΨ [n]| ≥ |CB|δ/2, ∀n ∈ Z+\{0}. (23)
Define function ρ : Rm → Z by
ρ(x) = min
{
argmin
k∈Z
[
2k + 1
2
δ − (CB)−1CAx
]}
. (24)
When r[n] is given by
r[n] =
2ρ(x[n]) + 1
2
δ − (CB)−1CAx[n], (25)
we have r[n] ∈ [−1, 1] (since δ ∈ (0, 2]) and
|qΨ[n + 1]| =
∣∣∣∣CB(2ρ(x[n]) + 12 δ − u[n]
)∣∣∣∣ ≥ |CB|δ/2 (26)
for all n ∈ Z+, because u[n] ∈ kδ. Hence
JG,φ(Ψ̂) ≥ φ (|CB|δ/2) . (27)
Inequalities (22) and (27) complete the proof.
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